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Abstract 
Graphene revealed a number of unique properties beneficial for electronics. However, 
graphene does not have an energy band-gap, which presents a serious hurdle for its 
applications in digital logic gates. The efforts to induce a band-gap in graphene via 
quantum confinement or surface functionalization have not resulted in a breakthrough. 
Here we show that the negative differential resistance experimentally observed in 
graphene field-effect transistors of “conventional” design allows for construction of 
viable non-Boolean computational architectures with the gap-less graphene. The 
negative differential resistance – observed under certain biasing schemes – is an 
intrinsic property of graphene resulting from its symmetric band structure. Our 
atomistic modeling shows that the negative differential resistance appears not only in 
the drift-diffusion regime but also in the ballistic regime at the nanometer-scale – 
although the physics changes. The obtained results present a conceptual change in 
graphene research and indicate an alternative route for graphene’s applications in 
information processing.  
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Modern digital logic is based on Boolean algebra implemented in semiconductor switch-based 
circuits [1]. For more than half-century, downscaling of silicon complementary-metal-oxide-
semiconductor technology (CMOS) provided increasing performance of computer chips and 
enabled progress in information technologies. However, as the electronic industry leaders are 
working on the sub 10-nm technology node, it is widely expected that the downscaling of Si 
CMOS technology will not last much further beyond 2026 [2]. The problem of heat dissipation 
and physical limitations of silicon are expected to end the “era of silicon” computer chips, which 
enabled progress in information technologies. This fact motivates a search for alternative 
materials and computational paradigms that can, if not replace Si CMOS, then complement it in 
special-task information processing [3-4].  
Since its first mechanical exfoliation [5] and discovery of its extraordinary high mobility 
at room temperature (RT) [6], graphene attracted attention as a potential candidate for future 
electronics. In addition to its high mobility, graphene reveals exceptional heat conduction 
properties [7], high saturation velocity [8], convenient planar geometry and capability for 
integration with virtually any substrate [9]. However, the absence of the energy band-gap, EG, in 
graphene means that graphene device cannot be switched off resulting in the high leakage 
currents and prohibitive energy dissipation. A large number of research groups have attempted to 
solve this problem via application of an electric field [10, 11], quantum confinement of carriers 
in nanometer-scale ribbons [12], surface functionalization with various atoms [13, 14] and strain 
engineering [15, 16]. The outcome of these efforts was a modest band gap opening of few-
hundred meV, which often came at the expense of strongly degraded electron mobility. Practical 
applications of graphene in digital circuits would require a band-gap on the order of 1 eV at 
room temperature (RT). 
Here we describe a departure from the conventional approaches for graphene’s electronic 
applications. We intentionally avoid any attempt to artificially induce an energy band, which 
would make graphene “more-silicon-like”, and allow us to use Si CMOS architectures. In 
addition, we neither use tunneling effects [17, 18] in the device designs in order to keep the 
device structure and technological steps as simple as possible. The mechanism of the negative 
differential resistance (NDR) effect, which we experimentally observed in the large-size 
graphene devices operating in the drift-diffusion regime, is similar to that recently reported in 
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Ref. [19]. However, we do not use high electrical fields to induce non-uniform doping to activate 
the NDR. Through the first-principle atomistic modeling we show that the NDR effect holds in 
the ballistic transport regime, which is characteristic for downscaled architectures. The proposed 
alternative computational paradigm makes use of the described NDR effect and can be 
effectively implemented with the gap-less graphene. Our graphene logic circuitry is based 
entirely on the intrinsic NDR effect in graphene and benefits from graphene’s high electron 
mobility and thermal conductivity.  
We start with the experimentally found conditions for observing the NDR effect in the 
dual-gate graphene field-effect transistors (G-FETs) and the means of controlling its strength. 
The devices for this study are fabricated from mechanically exfoliated graphene on a Si/SiO2 
substrate [20, 21]. Micro-Raman spectroscopy is used to select samples of single layer graphene 
(SLG) and bilayer graphene (BLG). The details of our micro-Raman procedures for graphene 
quality control were reported elsewhere [22, 23]. The source, drain, and gate regions made of Ti 
and Au are defined by the electron-beam lithography (EBL). The top-gate oxide is deposited 
using the two-layer method. The first layer is a thin film of evaporated Al, which is oxidized in 
air [24]. The second layer is grown by ALD. The heavily doped Si substrate acts as the back-
gate. Figure 1 (a) shows a typical scanning electron microscopy (SEM) image of the dual-gate G-
FET. The transfer characteristics of the BLG device under different back-gate voltages, VBG, are 
shown in Figure 1 (b). The decreased Dirac point conductivity at large VBG indicates a transport 
gap opening in the BLG by the displacement filed [10, 11]. The transport gap induced by VBG in 
BLG is beneficial for NDR effect but it does not play a key role. In fact, as it will be shown later, 
the mechanism of the onset of NDR effect in our approach is the same for SLG and BLG. 
In order to obtain NDR characteristics in the dual-gate G-FETs, which can be used for 
logic functions, we applied an unconventional biasing scheme. The conventional bias sets only 
one terminal with variable input, while all the other terminals are fixed at constant values. For 
example, in the source-drain current IDS versus the gate voltage VGS measurement, the source-
drain voltage VDS and back-gate voltage VBG are fixed, while IDS is controlled by sweeping the 
top-gate voltage VTG. Interestingly, the dual-gate G-FET reveals NDR when we sweep the VDS 
and VTG simultaneously. As VDS increases from zero while VTG scans across the Dirac point – the 
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NDR effect occurs. The magnitude of the peak-to-valley ratio, IP/IV, can be tuned by the back-
gate voltage.  
Figure 1 (c) shows a clear N-shape NDR in the dual-gate G-FET at the VBG=70V when 
VDS is varying from 0 to -0.1 V and VTG is changing from 0 to -6 V. To obtain this characteristic 
the VDS and VTG voltages were swept simultaneously following the same number of steps as VBG 
was fixed at certain value. The obtained current-voltage (I-V) curve shows a positive 
conductance in the regions I and III, and the negative conductance in the region II. Note that the 
magnitude of the peak current, IP, is about a factor of 28 larger than that of the valley current, IV. 
The differential conductance, dI/dV, has a negative peak value of -0.58 mS while the positive 
value is about 0.6 mS. By fixing VBG at a different voltage – while keeping the VDS and VTG 
sweep setting – the strength of the NDR effect can also be tuned. Figure 1 (d) indicates that IP/IV 
decreases as VBG increases from -50 V to 70 V. The transition points of the conductance from the 
positive to the negative and from the negative to the positive shifts to smaller VDS and the NDR 
region shrinks with increasing VBG. Figure 1 (e) and (f) show the transfer characteristics of SLG 
and the NDR effect as we sweep VDS and VTG simultaneously. It is clear from these data that even 
without any transport gap, induced by the displacement field, the NDR effect is still pronounced. 
The key for NDR activation is the symmetric band structure of graphene and its high carrier 
mobility. The transport gap induced in BLG device can help one to increase the peak-to-valley 
ratio (see Methods for details).  
Qualitatively, the NDR effect in graphene can be understood from the contour map in 
Figure 2 (a). It shows the VDS-IDS curves under different VTG. In this plot, the x-axis is VTG 
sweeping from 0 to -6 V and y-axis is VDS sweeping from 0 to -1 V. Our biasing schematic of 
simultaneous sweeping of VDS and VTG is equivalent to drawing a diagonal line on this contour 
map. As long as the Dirac point falls within the range that VTG swept, the diagonal line will cross 
the region where the source-drain current IDS decreases with increasing VDS. Figure 2 (b) shows 
the current profile along the diagonal line. One can see that NDR effect happens between the 
points B and C. The quantitative description of the effect within the drift-diffusion model of 
electric currents in graphene is given in the Methods section. As the source-drain bias VDS 
increases in the simultaneous sweep, shown in Figure 2(c) and (d), we find that the peak-to-
valley ratio reduces. When the VDS and VTG voltages are swept within the same range from 0 to -
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4V, shown in Figure 2 (e), the NDR effect becomes small. The reason is that as VDS increases, 
the carrier concentration of the graphene channel becomes dependent not only on the gate bias 
but also on the drain voltage [19]. As Figure 2 (f) shows, the transfer characteristics of the GFET 
are greatly broadened when VDS increase from -0.1 V to -4.9V. In this case, a much larger gate 
voltage is needed to change the graphene channel from n type to p type. The latter weakens the 
NDR effect. 
Our biasing configuration is analogous to the diode connected metal-oxide-
semiconductor field-effect-transistors (MOSFETs), which is widely used in modern integrated 
circuits. The diode connected MOSFETs, where the gate is connected with the drain, behaves 
similar to a diode so that the current starts to increase only when VDS and VTG are larger than the 
threshold voltage. In our approach, the onset of NDR is the result of interplay between the 
decreasing carrier concentration and the increasing electrical field along the graphene channel. 
The high carrier mobility of graphene and high resistance value at the Dirac point are essential 
factors for observing a pronounced peak-to-valley ratio (see the analysis at Method). The 
sweeping range of VTG and VDS is defined by the top-gate capacitance and the Dirac point 
position. The larger the top-gate capacitance the smaller the sweeping range of VTG is needed. 
Owing to the technological limitations of the gate oxide (consisting of ALD deposited 2 nm / 10 
nm AlOx/HfO2) we have to use VTG within the range of values that are several times larger than 
those of VDS. Due to the n-type doping nature of our devices the polarity was chosen negative for 
both VTG and VDS. In principle, implementing the devices with a thinner gate oxide and higher 
dielectric constant [25] one can achieve a strong NDR effect within the 1-2 V range. Tying the 
gate and drain together one can readily transform a double gate G-FET into a three-terminal 
NDR device with the widely tunable peak position and peak-to-valley ratio.  
The experimental device is large and operates in the drift-diffusion regime. However for 
practical applications one has to consider electron transport in downscaled computer 
architectures with the devices feature sizes on the order of a few nanometers. Here, we 
theoretically analyze a highly scaled version of the device that operates in the ballistic, quantum-
capacitance limit, and we determine whether such an FET, in a diode-connected configuration, 
will have a current-voltage response exhibiting NDR. Transmission and current-voltage 
responses are calculated using an atomistic Huckel model within the nonequilibrium Green’s 
  G. Liu et al., UC Riverside (2013) 
 
6 
 
function formalism (see Methods section for details). A schematic diagram of a single layer 
graphene FET is shown in Figure 3 (a). To investigate transport properties in the quantum 
capacitance regime, we consider a 3 nm gate oxide with a dielectric constant of 25. The 
calculated gate oxide capacitance (CG) is 7.3 µF/cm
2
. The device is in the quantum capacitance 
regime when CG > CQ where CQ is the quantum capacitance of the channel [26]. In equilibrium, 
the source-to-drain potential profile is that of an npn structure in which the source and drain are 
n-type and at the same potential, and the channel is p-type. The built in potential (Vpn) between 
the source and the channel region as shown in Figure 3 (b) (inset) is Vpn=2s where s is 
measured from the charge-neutral point of the source. The current-voltage response shown in 
Figure 3 (b) is calculated for a diode-connected, single-layer G-FET (SLGFET), i.e. the gate is 
shorted to the drain. The I-V response does exhibit NDR, and for a higher value of s, the peak to 
valley current ratio increases. The I-V response demonstrates NDR for an effective 22 nm 
channel operating in the ballistic limit and the quantum capacitance regime.  
This regime is the opposite of the diffusive regime of the experimental device. Although 
the transport physics is qualitatively different, the physical mechanism governing the NDR is 
qualitatively the same. NDR results when the Dirac cone in the channel can be moved 
sufficiently fast with respect to the gate voltage in the drain. In a diode-connected G-FET in the 
quantum capacitance regime, this ratio is 1:1. The origin of the NDR behavior of the ballistic 
device can be described by the transmission curves shown in Figure 3 (c) and the corresponding 
band alignments shown in the insets. At low bias, the transmission is given by the red curve 
corresponding to the band-alignment shown in the left inset. The transmission is limited by the 
transition between the source conduction band and the channel valence band. Conservation of 
energy and momentum cause the transmission to be proportional to the area of the overlapping 
inverted triangles representing the electron and hole dispersions. The minimums in the red 
transmission curve correspond to the energies of the charge neutral points in the source and the 
channel. The current is proportional to the area under the transmission curve between the source 
Fermi level (s) and the drain Fermi level (d1) shown on the transmission plot. As the bias turns 
on, this area initially increases and the current increases. 
As the bias continues to increase, the charge-neutral point of the channel is pulled down 
into the energy window between the source and drain Fermi levels as shown in the right inset of 
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Figure 3 (c) resulting in the blue transmission curve. The two minimums in the transmission 
again correspond to the charge neutral points that have now been brought closer together in 
energy. The transmission regions labeled ‘D’ and ‘C’ result from unipolar transport between the 
source and channel, hole-hole and electron-electron, respectively. The region labeled ‘B’ lying 
between the two charge-neutral points results from interband transport between the source 
conduction band and the channel valence band. The minimum in transmission at negative 
energies outside of the domain of the graph results from the charge-neutral point of the drain. At 
this bias, even though the difference between the source and drain Fermi levels, s and d2, has 
increased, the area under the transmission curve is a minimum, resulting in the current minimum 
and NDR. The current-voltage response of the diode-connected bilayer G-FET (BLGFET) is 
similar to that of the SLGFET. A dual, 3-nm, high-K, top and bottom gate are required to keep 
the BLGFET in the quantum capacitance limit. The gates are shorted, so that the two layers of 
the bilayer are at equal potential. A comparison of the SLGFET and the BLGFET with the same 
Fermi levels and built in potentials is shown in Figure 3 (d). The peak-to-valley current ratio of 
2.0 for the BLGFET is slightly greater than the PVCR of 1.8 for the SLGFET. The analysis of 
the transmission for the BLGFET is similar to that of the SLGFET. Although the density of 
states is finite at the charge neutral point, it is still a minimum, and the transmission curves look 
qualitatively the same as in Figure 3 (c). 
The NDR effect, experimentally observed in the drift-diffusion transport regime and 
theoretically predicted in the ballistic transport regime, allows one to use pristine graphene in 
information processing. In order to fully utilize graphene’s unique properties we envisioned 
alternative logic circuits based on the diode-connected G-FETs. The ability to control NDR with 
VBG provides an additional degree of freedom for logic circuit design. The operation of the 
proposed circuits is illustrated with numerical simulations using analytical IDS vs. VDS curves 
extrapolated from the experimental and the theoretical data (see Figure 4 (a)). Without the loss of 
generality, we assumed that the back-gate capacitance, CBG, is one half of the top-gate 
capacitance, CTG, (CBG=0.5CTG) and introduced a linear shift for the 
0
TGsV  as follows: 
0
TGsV =1-
0.5VBGs. The current is shown in normalized units of
0
00 )2/( BGsVenLWI  . There are two 
general trends in the I-V response to VBG to capture: (i) the NDR region shifts to the left with 
increasing VBG and (ii) the NDR region shrinks with increasing VBG. 
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As a building block for the graphene logic gate construction we consider a circuit 
combining two G-FETs connected in series as shown in Figure 4 (b).  It is a four terminal device, 
where the two back gates serve as the input terminals, one control input with VDD, and the 
common top gate serves as the output terminal. The output voltage depends on three parameters: 
VDD, VBG1, and VBG2, which can be controlled independently. There may be one or two stable 
outputs depending on the combination of the control voltages. The plots in Figure 4 (c) illustrate 
the possible scenarios for two I-V curves intersection leading to the single- or bi-stable output. In 
Figure 4 (d) we show a color map of the possible output voltages depending on the two back-
gate voltages VBG1 and VBG2 at a fixed VDD.  The red color depicts the region in the 2D space 
where the output has two stable values. The dark blue and the light-blue color depict the regions 
of the single-value output (e.g. dark-blue color shows the “low” output VOUT<0.5VDD, and the 
light-blue color shows the “high” output VOUT>0.5VDD).  
The devices shown in Figure 4 (b) can be used as a building block for a variety of logic 
gates. The regions with the single-valued output can be used for Boolean logic gates, while the 
bi-valued regions are of great promise for application in a non-Boolean logic, e.g. non-linear 
networks.  For example, NAND and NOT logic gates can be realized by using the same circuit 
comprising two G-FETs connected in series as illustrated in Figure 4 (e-f).  In order to build the 
inverter, the back gates of the two transistor diodes should receive the same input voltage 
VBG1=VBG2. Then, it is possible to find the VDD value leading to the inversion function. The 
results of numerical modeling in Figure 4 (e) show the input-output voltage dependence at 
VDD=3V0. The low input voltage corresponds to the high output, and vice versa, which is 
equivalent to logic NOT gate. The gain of the considered circuit, ΔVOUT/ΔVIN, depends on the 
strength of the back gate modulation α as well as on the peak-to-value ratio of the NDR region.  
NAND gate can be also realized by using the same circuit with a proper choice of VDD and input 
voltages. The process of finding the right input voltages is illustrated in Figure 4 (f). As an input 
data, we took the results presented in Figure 4 (d). In order to build a NAND gate, we need to 
find the region in the map where the low-input voltages (logic 0) correspond to the high output 
(logic 1). Input voltages of 1.7V0 and 4.5V0 satisfy such a condition at VDD=3V0.  All other 
Boolean logic gates can be constructed via different variations of NAND gate. 
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However, the potential of NDR characteristics of G-FETs can be more fully realized in 
building the non-Boolean logic architectures. The concept of the non-linear network based on the 
devices with RTD is a well-known example of a non-Boolean approach [27]. To date this 
approach was limited to the tunneling diodes, which are the two-terminal devices. Utilization of 
the diode-connected G-FETs offers a three-terminal device with NDR.  The latter allows one to 
build ultra-fast non-linear networks with enhanced logic capabilities. In Figure 5 (a) we show a 
circuit, which combines three layers – stages – of G-FETs, where each layer consists of two G-
FETs connected in series. Each stage is biased by a separate VDD, with the value that can vary 
from stage to stage. The input voltages are applied to the back gates of the transistors. The top 
gates of each stage are connected to the one of the back gates of the next stage. The main idea is 
to make use of the bi-stable outputs provided by each stage and to build a multi-valued logic 
unit. The results of numerical modeling presented in Figure 5 (b-c) illustrate the output values 
(black markers) after each stage as well as the ensemble of the output values after the last stage. 
In this example, all inputs are chosen to have either 0.5V0 or 1.9V0 (this combination leads to the 
bi-stable output at VDD=3.0V as shown in Figure 4 (c)). Thus, the output of the Stage 1 may have 
five possible stable values for the four possible input combinations. The number of possible 
output values depends on the inputs as well on the Stage bias voltage VDD. The results of our 
numerical modeling show three evolution trees for different combinations of the stage VDD. We 
intentionally use the input and VDD values leading to the increased number of the output states.   
At some point, the patterns shown in Figures 5 (b-c) resemble the operation of the 
Neumann cellular automata [28], where the existence or absence of the stable output in the 
certain value interval is analogous to the logic 0 or 1. For example, one can imagine the whole 
space of possible output voltages to be divided into the cells, e.g. of 0.5V0 width. The presence 
of a stable output in the given voltage interval can be interpreted as a logic 0, and the absence of 
the stable output can be assigned to logic 1. One can consider this type of the multi-valued 
network as the “voltage-space cellular automata”, where an individual cell is not related to a real 
circuit or structure.  Though there is no physical object related to an individual cell, the logic 
output can be easily recognized by measuring the output voltages.  The presented network built 
of G-FETs can be modified in a number of ways, e.g. by increasing the number of transistors per 
stage, introducing a time-varying bias voltage, VDD(t), or increasing the number of interconnects 
among the stages. The proposed ultra-fast non-Boolean logic circuits implemented with G-FETs 
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connected to reveal NDR characteristics can be used to construct a new type of cellular automata 
particularly suitable for special task data processing such as image recognition, data encryption, 
and database search.  
Special task data processing logic circuits is another promising direction for G-FET 
implementation.  It would be of great practical benefit to develop graphene-based analog logic 
circuits able to complement of complementary metal-oxide semiconductor (CMOS) technology 
in doing specific operations, which require enormous resources for the conventional digital 
counterparts. Pattern matching is one of the examples, which is widely-used for database search, 
spell checking and signal processing tasks. The essence of the pattern matching operation is the 
checking if the stream of input data matches a reference one. The main challenge for this 
application is to perform high throughput operation to match the speed of the gigabit network.  
The inevitable development of 100 Gbps-scale data networks would make real time network 
intrusion detection impossible [29] even using the most optimistic assumptions for scaling 
CMOS [30].  That is one of the cases where unique properties of graphene may be utilized to 
complement the existing technology.  
The schematics of the pattern matching circuit built of G-FETs are shown in Figure 5 (d). 
The circuit consists of a number of similar cells connected in series, where the elementary cell 
comprises three G-FETs arranged in a two-stage circuit. The input data are applied to the two 
inputs of the first stage G-FETs. The input voltages V
1
 and V
2
 represent two logic states 0 and 1, 
respectively. One of these voltages corresponds to the input data stream and the other 
corresponds to the reference data. The values of the input voltages are selected to provide the 
same voltage output of the first stage if and only if V
1
=V
2
, which corresponds to the logic states 
00 or 11. The output voltage of the first stage is then applied to the back gate of the second stage 
transistor. The output voltage corresponding to 00 and 11 states is matched to the Dirac point 
providing minimum conductivity of the second stage transistor as illustrated in Figure 5 (e).  
Overall, the elementary cell acts as a XOR gate providing minimum current for 00 and 11 inputs.  
The complete circuit consists of a number of XOR gates connected in series through the second 
stage transistors. The current flowing through the upper transistors decreases with the decrease of 
the Hamming distance among the input and reference data strings. It has absolute minimum in 
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the case of the perfect match where zeros and ones of the input data matches zeros and ones of 
the reference data (see Figure 5 (f)). 
The graphene-based pattern matching circuit shown in Figure 5 (d) has several important 
advantages in terms of area, speed and overall functional throughput over the existing circuits. 
One hand, the elementary XOR gate requires only three G-FETs (minimum 8 transistors in 
CMOS), where the area per graphene transistor can be as small as 10 nm ×40 nm [31]. All XOR 
gates are connected in series to the common sensing line allowing for parallel data read-in.   On 
the other hand, the operation frequency of the graphene transistor can be as high as 427 GHz 
[32]. The maximum pattern matching throughput defined as Nbitsfmax/Acell may exceed 10
22 
bits/s/cm
2
, which is several orders of magnitude higher than for any reported or even projected 
scaled circuits [30]. This example illustrates the possibility of building special task analog logic 
circuits based on graphene devices, which can significantly outperform CMOS in one specific 
application.  
In conclusion, we demonstrated that the negative differential resistance experimentally 
observed in graphene field-effect transistors allows for construction of viable non-Boolean 
computational architectures. The proposed approach overcomes the absence of the energy band 
gap in graphene. The negative differential resistance appears not only in the large scale graphene 
transistors but also in the downscaled devices operating in the ballistic transport regime. Our 
results may lead to a conceptual change in graphene research proving an alternative route for 
graphene’s applications in information processing. 
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METHODS  
 
Drift-Diffusion Model of Electron Transport in NDR Regime without Tunneling    
The experimentally observed NDR effect can be explained in relatively simple terms using the 
drift-diffusion model for current conduction in graphene. We define VDS and VTG to sweep zero 
simultaneously with a different step size M, VTG =MVDS=V. Since we observed that the NDR 
effects happens close to the Dirac point where the ns is roughly proportional to VTG, we can write 
that eVVCn TGTGTGTG /)(
0 , where e is the elementary charge, TGC is the capacitance of the 
top-gate. We choose here the p-type branch of graphene since this is the region where NDR 
appears. Thus, we use )( 0TGTG VV  , where 
0
TGV is the top-gate voltage at the Dirac point under a 
certain back-gate bias. We can write for the current   DSS V
L
W
I 0  , where TGS en   is 
the conductivity controlled by the gate and 0 is the conductivity at the Dirac point. Thus, one 
arrives with the following equation:  
 
  
  
M
V
VVC
L
W
VVVC
L
W
I
TGTG
DSTGTGTG
0
0
0
0




 
Taking the derivative of above equation and setting 0


V
I
, we can find the peak value of the 
current achieved at )(
2
1 00
TG
TG
peak V
C
V 


. The found peak current value is 
20
0 )(
1
4
1
TGTG
TG
peak VC
CL
W
I 

 . The valley current value, 00 TGvalley V
L
W
I  , is reached 
at
0
TGvalley VV  . The peak-to-valley ratio is ]2[
4
1
0
0
0
0 



 TGTG
TGTGvalley
peak VC
VCI
I
. Plugging in the 
common values for our dual gate graphene devices,  k6/10 , Vscm /1000
2 , 
2/94.0 cmFCTG   for ~12 nm AlOx/HfO2 oxide stack and VVTG 2
0  (tunable by back-gate 
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voltage), we find that the absolute value of
0
0

 TGTGVC is much larger than 1, so the 
]2[
4
1
0
0


 TGTG
valley
peak VC
I
I
.  
 
From this equation, we can see that the higher mobility  , larger gate capacitance TGC , the Dirac 
point far from a zero bias and a lower Dirac conductance 0 will be beneficial for increasing the 
peak-to-valley ratio
valley
peak
I
I
of the NDR effect in the graphene devices. The width of the NDR 
region is determined by the difference between peakV and valleyV , )(
2
1 00
TG
tgpeakvalley
C
VVV


  so 
that the requirement for appearance of the NDR effect is 
TG
tg
C
V

 00  . Note that the 0TGV for SLG, 
and 0TGV and 0 in BLG are tunable by the back-gate voltage and the NDR effect in G-FET is 
tunable by the back-gate voltage. 
 
Atomistic Theory of Electron Transport  
A representative simulated schematic diagram of a SLGFET is shown in Fig. 3(a). The device 
consists of single layer graphene sheet as a conducting channel. The total channel length between 
the two leads is taken as 30nm for both the SLGFET and the BLGFET. For the BLGFET, two 
single-layer graphene sheets are stacked in AB alignment with an experimental separation 
distance of 3.35 Å.  
Our atomistic model uses a Huckel Hamiltonian with a pz orbital basis. These atomic orbitals are 
approximated with Slater Type Orbitals [33]. The matrix elements of the Huckel Hamiltonian 
(H) are then described by the following equations [34-35]: Hi, i = -Vi  and 
Hi, j =
c
2
Si, j Hi, i +H j, j( )   i ¹ j( ). The diagonal elements of the Hamiltonian are approximated 
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with the pz orbital ionization energies (Vi). The overlap matrix is Si, j = i j  where j  is a pz 
orbital on atom j. The off-diagonal elements are proportional to the overlap where the constant is 
taken as c =2.8 [33]. The matrix elements of the channel potential (V) are calculated as 
i |V | j = Si, j[V(ri )+V(rj )] / 2.   
The device Hamiltonian, overlap matrix and the device-to-lead coupling matrices are used in the 
NEGF algorithm [36] to calculate the surface self-energies, Green’s function and finally the 
transport characteristics of G-FETs. Our study addresses the ballistic transport through the 
channel. Throughout this work, the calculation is for room temperature. .To incorporate the bias 
voltage, we assume a constant shift of energy in the channel under the gate region. The potential 
changes linearly over a distance of 4 nm between the source and channel and between the 
channel and drain giving an effective channel length of 22 nm.  
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FIGURE CAPTIONS 
 
Figure 1: Experimentally observed negative differential resistance characteristics in graphene 
devices.  (a) SEM of top-view SEM of a typical dual-gate graphene device. Gold color is the 
source/drain, pink color is the top gate and the blue color underneath is graphene flake. The gate 
and graphene channel is separated by a two-layer of AlOx and HfO2 oxide stack. The scale bar is 
1μm. (b) The transfer characteristics of BLG device under different back-gate voltage. The 
increased resistance at large back-gate voltage indicated band gap opening by perpendicular 
electric field. The inset shows the Dirac point shift as the back-gate voltage changes. (c) NDR 
effect happens on GFET as biasing were set such that the VDS ranging from 0 to -0.1 V, and VTG 
ranging from 0V to -6V, and VBG=70V. The calculated dynamic conductance has the maximum 
negative value of -0.58 mS and maximum positive value of 0.6 mS. (d) Tunable NDR effects by 
changing the VBG from -50V to 70V. The IP/IV increased as the VBG increased, and the negative 
resistance region also expands. (e) The transfer characteristics of SLG device under different 
back-gate voltage. (f) NDR effect in the same device. The data were obtained for VDS ranging 
from 0 to -1 V and VTG ranging from 0V to -4V under different VBG. 
 
 
Figure 2: Dependence of the negative differential resistance on the biasing conditions. (a) 
Contour plot of the IDS of GFET under various biasing conditions that VBG =50V, VDS and VTG 
sweeps from 0 to -1V and 0 to -6V, respectively. The diagonal line represents our simultaneous 
sweeping setup. (b) The source-drain current profile on this diagonal line explains the NDR 
effect in our sweeping biasing condition. As we increase the range of VDS to 0 to -1 V (c) and 0 
to -3 V (d), the NDR effect is still preserved, but the IP/IV decreases. (e) shows the result of 
connecting the drain with the gate, and applying the bias VDS=VTG from 0 to -4 V. The NDR 
effect becomes much weaker. (f) shows the transfer characteristics under small VDS =0.1V (dark 
blue) and large VDS =4.9 V (orange). The gate effect is much stronger at small VDS than in large 
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VDS. The Drain voltage effect results in non-uniform potential distribution along the graphene 
channel and broadened transition region around charge neutrality point. 
 
 
Figure 3: Atomistic theory of the negative differential resistance effect in graphene devices. (a) 
Schematic diagram of the biased Drain-Gate shorted SLGFET device with the contact surface 
self-energies.  The region inside the vertical line is the channel region. (b) I-V characteristics for 
different Fermi energy keeping Vpn=2μs of Drain-Gate shorted SLGFET.(inset: flat band 
potential profile in SLGFET). (c) Transmission coefficients as a function of energy for low and 
high bias where µs is the fermi level of the source and µd1 and µd2 are the fermi levels of drain 
contact at low and high bias respectively. (Inset: Energy spectrum of drain-gate shorted SLGFET 
for low and high bias region). (d) Comparison of I-V characteristics for SLGFET and BLGFET. 
Current plotted for μs =0.5eV and a built in potential of 1eV. 
 
Figure 4: Implementation of logic gates with graphene without the energy band-gap. (a) 
Approximate ID-VDS characteristics of the G-FET under different VBG. (b) Schematics of the 
circuit comprising two graphene G-FETs. (c) Results of numerical modeling illustrating possible 
combinations of the input voltages leading to the single- value and bi- stable output. (d) Results 
of numerical simulations: the color map shows the output voltage as a function of the for 
different inputs at fixed VDD. The red and the blue regions depict the bi-stable and single-valued 
output, respectively. The dark-blue color show “low” output (VOUT<0.5 VDD), and the dark-blue 
color show “high” output (VOUT ≥0.5 VDD).  (e) The results of numerical simulations illustrating 
the inversion function: low input results in the high output and vice versa (Input-1 = Input 2). (f) 
Possible NAND gate function with the proper choice of the input voltages.  
 
Figure 5: Non-Boolean information processing with graphene circuits.  (a) Schematics of the 
multi-stage network consisting of G-FETs. The input voltages are applied to the back gates of the 
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transistors. The top gates of each stage are connected to the one of the back gates of the next 
stage. (b-c) Results of numerical modeling illustrating the evolution trees for output voltage at 
different combinations of the stage VDD. (d) Schematics of the pattern matching circuit built of 
G-FETs. An elementary cell consists of three G-FETs arranged in a two-stage circuit. The 
elementary cell acts as a XOR gate providing minimum current for 00 and 11 logic input. (e) 
Results of numerical simulations showing the conductance of the second stage G-FET at four 
possible input combinations. (f) Illustration of the circuit functionality: current flowing through 
the upper transistors as a function of the Hamming distance among the input and reference data 
strings. It has absolute minimum in the case of the perfect match where zeros and ones of the 
input data matches zeros and ones of the reference data.  
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